ARM Cortex-A72

ARM Cortex-A72
Designed by ARM Holdings
Microarchitecture ARMv8-A
Cores 1–4 per cluster, multiple clusters[1]
L1 cache 80 KiB (48 KiB I-cache with parity, 32 KiB D-cache with ECC) per core
L2 cache 512 KiB to 4 MiB
L3 cache none

The ARM Cortex-A72 is a microarchitecture implementing the ARMv8-A 64-bit instruction set designed by ARM Holdings. The Cortex-A72 is an out-of-order superscalar pipeline.[1] It is available as SIP core to licensees, and its design makes it suitable for integration with other SIP cores (e.g. GPU, display controller, DSP, image processor, etc.) into one die constituting a system on a chip (SoC).

Overview

See also

References

  1. 1 2 "Cortex-A72 Processor". ARM Holdings. Retrieved 2014-02-02.

External links

This article is issued from Wikipedia - version of the 9/21/2016. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.